AMENDMENTS TO THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) An information handling system comprising:

a first node for:

detecting a first memory in the first node;

detecting a second memory in a second node coupled to the first node;

ensuring that a first set of contiguous addresses is mapped to a portion of the first memory, the first set of contiguous addresses each having a value lower than a four gigabyte address; and

ensuring a second set of contiguous addresses is mapped to a portion of the second memory, the second set of contiguous addresses each having a value lower than the four gigabyte address;[[.]]

detecting a maximum number of nodes that may be coupled to the first node; and

determining a size of the portion of the first memory in response to the maximum number of nodes.

2. (Original) The information handling system of claim 1, wherein the first node is for:

reserving a third set of contiguous addresses that each have a value lower than the four gigabyte address.

3. (Original) The information handling system of claim 2, wherein the first node is for:

detecting a third memory in a third node coupled to the first node subsequent to the first node and the second node being booted; and mapping the third set of contiguous addresses to a portion of the third memory.

4. (Original) The information handling system of claim 1, wherein the first node is for:

detecting a size of the first memory in the first node; and determining a size of the portion of the first memory in response to the size of the first memory.

5. (Original) The information handling system of claim 4, wherein the first node is for:

detecting a size of the second memory in the second node; and determining the size of the portion of the first memory and a size of the portion of the second memory in response to the size of the first memory and the size of the second memory.

- 6. (Cancelled).
- 7. (Cancelled).
- 8. (Currently Amended) A method comprising:

detecting a first memory in a first node;

detecting a second memory in a second node coupled to the first node; ensuring that a first set of contiguous addresses is mapped to a portion of the first memory, the first set of contiguous addresses each having a value lower than a four gigabyte address;—and

ensuring a second set of contiguous addresses is mapped to a portion of the second memory, the second set of contiguous addresses each having a value lower than the four gigabyte address;[[.]]

detecting a maximum number of nodes that may be coupled to the first node; and

determining a size of the portion of the first memory in response to the maximum number of nodes.

- 9. (Original) The method of claim 8, further comprising:
 - reserving a third set of contiguous addresses that each have a value lower than the four gigabyte address.
- 10. (Original) The method of claim 9, further comprising:

detecting a third memory in a third node coupled to the first node subsequent to the first node and the second node being booted; and mapping the third set of contiguous addresses to a portion of the third memory.

- 11. (Original) The method of claim 8, further comprising:
 - detecting a size of the first memory in the first node; and determining a size of the portion of the first memory in response to the size of the first memory.
- 12. (Original) The method of claim 11, further comprising:

detecting a size of the second memory in the second node; and determining the size of the portion of the first memory and a size of the portion of the second memory in response to the size of the first memory and the size of the second memory.

PATENT Docket Number: 16356.664 (DC-03214) Customer No. 000027683

13.	(Cancelled).
14.	(Cancelled).
15.	(Cancelled).
16.	(Cancelled).
17.	(Cancelled).
18.	(Cancelled).
19.	(Cancelled).
20.	(Cancelled).
21.	(Cancelled).
22.	(Cancelled).
23.	 (New) An information handling system comprising: a microprocessor; a storage coupled to the microprocessor; a first node for: detecting a first memory in the first node; detecting a second memory in a second node coupled to the first
	node;

ensuring that a first set of contiguous addresses is mapped to a portion of the first memory, the first set of contiguous addresses each having a value lower than a four gigabyte address;

ensuring a second set of contiguous addresses is mapped to a portion of the second memory, the second set of contiguous addresses each having a value lower than the four gigabyte address;

detecting a maximum number of nodes that may be coupled to the first node; and

determining a size of the portion of the first memory in response to the maximum number of nodes.

- 24. (New) The information handling system of claim 23, wherein the first node is for: reserving a third set of contiguous addresses that each have a value lower than the four gigabyte address.
- 25. (New) The information handling system of claim 24, wherein the first node is for:

detecting a third memory in a third node coupled to the first node subsequent to the first node and the second node being booted; and mapping the third set of contiguous addresses to a portion of the third memory.

(New) The information handling system of claim 23, wherein the first node is for: 26. detecting a size of the first memory in the first node; and determining a size of the portion of the first memory in response to the size of the first memory.

(New) The information handling system of claim 26, wherein the first node is for: 27. detecting a size of the second memory in the second node; and determining the size of the portion of the first memory and a size of the portion of the second memory in response to the size of the first memory and the size of the second memory.